Using ultra-thin parylene films as an organic gate insulator in nanowire
  field-effect transistors by Gluschke, J. G. et al.
ar
X
iv
:1
80
9.
10
47
1v
1 
 [p
hy
sic
s.a
pp
-p
h]
  2
7 S
ep
 20
18
Using ultra-thin parylene films as an organic gate
insulator in nanowire field-effect transistors
J.G. Gluschke,† J. Seidl,† R.W. Lyttleton,† D.J. Carrad,†,‡ J.W. Cochrane,† S.
Lehmann,¶ L. Samuelson,¶ and A.P. Micolich∗,†
†School of Physics, University of New South Wales, Sydney NSW 2052, Australia
‡Center for Quantum Devices, Niels Bohr Institute, University of Copenhagen, Copenhagen
DK-2100, Denmark
¶Solid State Physics/NanoLund, Lund University SE-221 00 Lund, Sweden
E-mail: adam.micolich@nanoelectronics.physics.unsw.edu.au
Abstract
We report the development of nanowire field-effect transistors featuring an ultra-
thin parylene film as a polymer gate insulator. The room temperature, gas-phase
deposition of parylene is an attractive alternative to oxide insulators prepared at high
temperatures using atomic layer deposition. We discuss our custom-built parylene de-
position system, which is designed for reliable and controlled deposition of < 100 nm
thick parylene films on III-V nanowires standing vertically on a growth substrate or hor-
izontally on a device substrate. The former case gives conformally-coated nanowires,
which we used to produce functional Ω-gate and gate-all-around structures. These
give sub-threshold swings as low as 140 mV/dec and on/off ratios exceeding 103 at
room temperature. For the gate-all-around structure, we developed a novel fabrica-
tion strategy that overcomes some of the limitations with previous lateral wrap-gate
nanowire transistors. Finally, we show that parylene can be deposited over chemically-
treated nanowire surfaces; a feature generally not possible with oxides produced by
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atomic layer deposition due to the surface ‘self-cleaning’ effect. Our results highlight
the potential for parylene as an alternative ultra-thin insulator in nanoscale electronic
devices more broadly, with potential applications extending into nanobioelectronics
due to parylene’s well-established biocompatible properties.
Keywords: parylene, nanowires, gate-all-around, field-effect transistor, organic
gate insulator
Thin oxide films are near ubiquitous as the gate insulator layer in nanoscale transistors.
These oxides, e.g., SiO2, Al2O3 and HfO2 are typically deposited by atomic layer deposition
(ALD) or plasma-enhanced chemical vapor deposition (PECVD) to give thin pinhole-free
coatings with high dielectric constant.1–3 However oxide insulators have two major draw-
backs in devices such as III-V nanowire transistors. Firstly, the high density of charge traps
at the semiconductor-oxide interface causes gate hysteresis,4–6 drift and instability,6 reduced
carrier mobility,7 reduced gate capacitance8 and noise.6 These oxide-related problems extend
to semiconductor materials beyond III-Vs, e.g., organic semiconductors,9 2D materials,10,11
etc. Secondly, oxide deposition involves chemisorption and covalent bonding to the semi-
conductor surface. Many pristine and chemically treated surfaces are destroyed or severely
damaged12,13 during deposition or the oxide cannot be deposited at all.14–16 This provides a
strong incentive to explore alternative materials for use as nanoscale gate insulators. In this
paper, we demonstrate the potential of the organic polymer parylene (poly-p-xylylene) as a
gate insulator for nanoscale devices, using III-V nanowire transistors as a test platform.
Parylene has properties that are desirable for use as a gate insulator in nanoscale tran-
sistors. First and foremost parylene can be deposited from the gas phase to give a conformal
coating, unlike many other polymer insulators, which can only be deposited from solution.
This means it can be deployed as a direct replacement for the ALD process most commonly
used to deposit oxides for nanoscale transistors. Secondly, parylene deposition occurs by ph-
ysisorption17 rather than the chemisorption that occurs with oxides. This enables parylene
deposition over a chemically passivated surface.18 Thirdly, parylene is biocompatible19 and
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widely used in biomedical applications, e.g., neural interfacing,20,21 offering new opportu-
nities for, e.g., nanowire-based nanobioelectronics.22,23 An additional advantage of parylene
is that the sample remains at room temperature throughout deposition avoiding thermal
damage or annealing effects in thermally-sensitive materials, e.g., organic semiconductors.
For example, Podzorov et al. used a 200 nm thick parylene film to make transistors using
notoriously fragile organic molecular crystals such as rubrene to obtain improved carrier mo-
bility through reduced charge-trap density.24,25 Parylene has also been used as a intermediate
coating between the channel and oxide insulator in graphene26 and MoSe2
27 transistors in
attempts to overcome undesirable aspects of direct deposition on the bare SiO2 surface in
these devices.
The use of parylene in nanoscale devices presents some challenges; the key one being
film thickness. The gate insulator in a nanoscale device is typically much less than 100 nm
thick and as thin as 12 nm for the conformal insulator in a nanowire wrap-gate transistor.28
However, most commercially available parylene coating systems are designed to give films
with thicknesses from 200 nm to many microns with a focus on uniformity over large coating
area. Ultra-thin (< 100 nm) parylene films are typically obtained by limiting the amount
of dimer precursor loaded into the sublimation chamber to milligram quantities.29 This can
make the control required for nanoscale device applications difficult and capricious.
In this paper we report the development of a gate-all-around InAs nanowire transistor
featuring a conformal sub-30 nm thickness parylene gate insulator. Parylene was deposited
on both free-standing nanowires and nanowires already transferred to a substrate, using a
custom-built parylene deposition system designed to consistently give sub-100 nm films. The
deposition system was designed with several features to provide nm-level thickness control
irrespective of starting dimer load. We present a reliable process for device fabrication that
gives excellent electrical performance, e.g., sub-threshold slopes as low as 140 mV/dec, with
high yield. The process we develop is widely applicable to nanoscale devices featuring other
nanomaterials. Finally, we demonstrate that parylene deposition is compatible with retaining
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simple ALD-incompatible surface chemistry on an InAs surface and that a parylene coating
alone can significantly reduce gate hysteresis in InAs nanowire transistors under ambient
conditions. Our results highlight the strong potential for using parylene in nanoscale devices
as both a conformal gate insulator and biocompatible coating to advance applications of
nanowire transistors and other nanoscale devices in nanobioelectronics.
Figure 1: Schematic illustrating the basic design and operation of our parylene deposition
system. A precursor dimer is sublimated and drifts by pressure gradient into the furnace
where it is cracked into reactive monomers. The monomers physisorb onto the cooler surfaces
in the deposition chamber and polymerize. The sample is mounted on a rotating stage driven
by an electric motor (M) and oriented at 30
◦
to the process line axis to ensure an even
conformal coating. Deposition is monitored with a quartz crystal microbalance (QCM) and
is rapidly terminated by closing Valve A and opening Valve B to divert the monomer flow
and evacuate the deposition chamber.
Figure 1 shows a simple schematic of our custom-built parylene system. Deposition
proceeds by sublimation of the precursor dimer di-para-xylylene at 115◦C, pyrolysis into
reactive monomers at ∼ 700◦C, and room temperature deposition/polymerization at the
sample under moderate vacuum (∼ 10−2 mbar).30 The key features for enacting nm-level
thickness control are: a quartz crystal microbalance (QCM) sensor in the deposition chamber
for real-time thickness monitoring,29 a small deposition chamber equipped with a valve to the
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process line, and a parallel ‘diversion’ path around the deposition chamber. Our rationale
was to rapidly terminate deposition once the desired thickness was achieved rather than rely
on accurate control over precursor mass, as is commonly used.29 One approach is to simply
terminate dimer sublimation but this can be slow, and combined with already sublimated
dimer, result in significant overshoot error. Instead we divert the normal parylene process
flow (green arrows in Fig. 1) around the deposition chamber by closing Valve A and opening
Valve B to terminate deposition. The alternate pathway (orange arrows in Fig. 1) enables
us to terminate sublimation and deposition at a sensible timescale without risk of adverse
pressure building up inside the system. The small deposition chamber volume (∼ 5×10−4 m3)
combined with pumping via Valve D helps to ensure rapid process termination. Samples were
mounted on a motor-driven rotating stage oriented at a 30◦ angle to the process line axis to
increase coating uniformity. The deposition pressure was ∼ 1 × 10−2 mbar giving a typical
deposition rate of ∼ 0.5 A˚/s. A more detailed discussion of the design, construction and
performance of our parylene deposition system will be published elsewhere.31
We began by making a simple top-gated nanowire field-effect transistor (NWFET) to test
the feasibility of using ultra-thin parylene films in nanowire devices (Fig. 2(a)). The device
was fabricated on a n+-doped Si substrate with a 140/10 nm thick SiO2/HfO2 layer. The
n+-Si substrate was used as a back-gate to confirm gate operation and provide a preliminary
comparative assessment of parylene dielectric performance relative to the more established
oxides. Fabrication began with producing a traditional back-gated NWFET32 and then coat-
ing with ∼ 70 nm of Parylene-N (See Supplementary Figure 1). The parylene needed to be
removed in select areas to enable electrical contact to the top-gate. Removal was performed
by oxygen plasma etching,33 which is necessary due to the excellent solvent resistance of
parylene.30 The solvent resistance of parylene is actually a major advantage as it enables
conventional UV and electron-beam lithography processes – including metal lift-off – to be
performed without damaging the parylene. After exposing the contact pads, the top-gate
was produced using electron-beam lithography (EBL), thermal evaporation of Ti/Au and
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Figure 2: (a) Schematic of an InAs nanowire field-effect transistor with a parylene-insulated
top-gate. (b) Drain current ID vs top-gate voltage VTG at different source-drain biases VSD.
(c) ID vs back-gate voltage VBG at different VSD for the same device. The inactive gate was
grounded in each case. All data obtained at room temperature.
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lift-off in acetone.
We compare operation of the NWFET under top-gate and back-gate control in Figs. 2(b)
and 2(c), respectively. Unless otherwise indicated, the sweep gate voltage is swept from pos-
itive to negative values. The device gives a drain current ID ∼ 1 µA at source-drain bias
VSD = 50 mV when the voltage applied to the top-gate VTG and back-gate VBG are both
zero. Gating is observed in both cases (Fig. 2(b/c)) with better performance obtained for
the parylene top-gate. This is expected given the comparative dielectric thickness (70 nm
for parylene versus 150 nm for the oxide bilayer), which dominates over the slight disparity
in dielectric constant (ǫp = 2.7 for parylene versus ǫox = 4.1 for the oxide
28). The top-gate
in this device gives sub-threshold swing S = 1.5 V/dec and a threshold voltage Vth = −2.6 V
at VSD = 50 mV. We find low gate leakage current ITG < 50 pA is obtained with high yield,
indicating our parylene films are pinhole-free. This is consistent with previous work by Spi-
vack & Ferrante34 and Rapp et al.29 showing that parylene forms closed films for thicknesses
exceeding 35 nm. An important advantage regarding pinholes for nanoscale devices with
even thinner parylene films is that the active interfacial areas are commensurately small.
This should offset the increased pinhole density/probability at reduced film thickness35 to
maintain a practicable yield of gate-leakage-free devices even in the case where the pinhole
density becomes finite but small. This allows for the utilization of films < 35 nm as long
as the active area is kept small. Atomic-Force Microscopy (AFM) images of our parylene
films show an increased surface roughness over thermally grown SiO2 however, even films
as thin as 10 nm appear conformal with no obvious pinholes on a micrometer scale (see
Supplementary Figure 5). Choice of parylene chemistry is also important. We found that
the nanoscale film morphology of parylene-C is better than parylene-N (see Supplementary
Figure 2), and as a result used parylene-C for all devices discussed from this point onwards.
A thin conformal gate insulator is necessary for more advanced nanowire devices and
high-performance gating,36 e.g., Ω-gates (see Fig. 3),37 wrap-gates,28,38,43 and gate-all-around
(GAA) structures (see Fig. 4). Each of these devices feature a nanowire with a conformal
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Figure 3: (a) False-color SEM image of an InAs nanowire with a ∼ 20 nm parylene-C
coating removed in selected areas by oxygen plasma etching. (b) False-color SEM image of
a top-gated InAs NWFET with a conformal parylene gate dielectric. InAs is shown in blue,
parylene in green and metal in yellow. (c) ID vs VΩG for different VSD for the device in (b).
(d) The VSD = 50 mV data from (c) plotted for both sweep directions of VΩG to characterise
gate hysteresis. (e) ID vs VΩG on a logarithmic scale to obtain the sub-threshold slope S
(orange dashed line). (f) Corresponding gate leakage current IG vs VΩG. All data obtained
at room temperature.
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gate insulator layer oriented horizontally on the substrate. An Ω-gate device has a single
metal gate strip running across the substrate and over the nanowire,37 a wrap-gate device
has conformal gate metallization deposited on the parylene prior to placement on the device
substrate,28 and our GAA device has two aligned metal gate strips, one running under-
neath the nanowire, and one over it, to form the structure shown inset to Fig. 4(a). We
avoid calling our GAA structure a ‘wrap-gate’ transistor because of the possibility of small
voids under the nanowire due to shadowing during metal evaporation and to distinguish it
from the truly conformal wrap-gates of earlier work.28,43 In the results that follow we first
demonstrate a parylene-insulated Ω-gate device (Fig. 3) and then a parylene-insulated gate-
all-around device (Fig. 4). A wrap-gate device similar to that reported by Storm et al.28
should be possible; we opted instead for the GAA device to point out a new approach to
making concentrically-gated nanowire transistors. We developed this as a new alternative
for instances where sputtering of wrap-gate metal is impractical and/or very short concen-
tric gate structures are required because short gate lengths are challenging with wrap-gate
nanowire transistors.28,43
The devices in Figs. 3 and 4 both rely on the ability to deposit a thin conformal parylene
layer onto nanowires standing vertically on their growth substrate, transfer them to a sepa-
rate device substrate, and then etch back the parylene in selected locations to enable source
and drain contacts to be made. To demonstrate this capability, Figure 3(a) shows an SEM
image of an InAs nanowire with a ∼ 20 nm thick patterned conformal Parylene-C coating
featuring a short segment where the parylene film has been etched back using EBL-defined
oxygen plasma etching. A nice feature is that insulator patterning does not require a HF-
based etchant as for oxides. This also removes the need for the HfO2 etch-barrier deposited
over the SiO2 back-gate insulator in earlier work.
28 Figure 3(b) shows an SEM image of a
completed device. The conformal parylene coating is etched at the source and drain contacts
but not underneath the Ω-gate. All three electrodes are defined in the same EBL and metal
deposition process. The electrical performance from a nominally identical device is shown
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in Figure 3(c-f). The gate reliably switches between clear on- and off-states with a channel
resistance of 25 kΩ and a threshold voltage VTh ∼ −350 mV. Measurements of ID versus VSD
at fixed Ω-gate voltage VΩG (see Supplementary Fig. 3) are linear, indicative of high-quality
ohmic contacts to the nanowire and complete removal of the parylene insulator at the contact
locations during the patterned oxygen plasma etch step. The Ω-gate shows slight hysteresis;
a topic we address in more detail later on. The gate characteristics in Fig. 3(e) demonstrate
a room-temperature sub-threshold swing S = 300 mV/dec and on-off ratio of ∼ 104, compet-
itive with nanowire wrap-gate transistors, where sub-threshold swings typically range from
100 to 750 mV/dec.28,38–42 The same on-off ratio is achieved for SiO2-insulated back-gated
devices using nanowires from the same growth shown in Supplementary Figure S8. Finally,
Fig. 3(f) shows no notable gate leakage current over the full VΩG range demonstrating that
we can obtain pinhole-free conformal parylene coatings at nanowire scale, i.e., an active gate
area of order 10−13 m2.
Figure 4(a) shows an SEM image of our completed gate-all-around (GAA) structure.
Fabrication for this device began by defining arrays of fifteen 400 nm-wide, 30 nm-thick
Ti/Au strips with 200 nm spacing. Nanowires were precisely placed on top of these strips,
perpendicular to the strip orientation. This was achieved by defining a set of 200 nm-wide
trenches in a 300 nm thick EBL resist, performing random nanowire deposition, and then
brushing the substrate parallel to the trench direction to cause some of the nanowires to
fall into the trenches.44,45 The EBL resist was then dissolved, removing any nanowire that
has not ended up in a trench in the PMMA and thereby adhered electrostatically to the
substrate. EBL was used to pattern a Ti/Au gate strip in Fig. 4(a). This gate strip was
aligned to one of the underlying Ti/Au strips to form a gate-all-around structure. In a
final EBL step, we plasma-etched the parylene and deposited Ni/Au at the source and drain
contacts to complete the device structure. Further details of this fabrication process are
given in the Methods.
Figures 4(b-d) shows the electrical performance of our GAA device. The channel resis-
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Figure 4: (a) False-color SEM image of a gate-all-around (GAA) nanowire transistor with
a ∼ 20 nm thick parylene gate dielectric. Schematic cross-section diagram is shown in the
inset, highlighting the small voids due to nanowire shadowing during evaporation that make
the gate metallization slightly non-conformal. InAs is shown in blue, parylene in green and
metal in yellow. (b/c) ID versus gate voltage VGAA for different VSD on a (b) linear and
(c) log scale in ID. (d) ID (blue/left axis) and gate leakage current IG (green/right axis) vs
VGAA from a nominally identical device. All data obtained at room temperature.
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Figure 5: (a) Plot of background corrected counts NBC vs sputter time t for time-of-flight
secondary ion mass spectrometry (ToF-SIMS) of a 1 cm2 piece of InAs treated with (NH4)2Sx
immediately prior to deposition of ∼ 10 nm of parylene-C demonstrating that the passivation
treatment survives parylene deposition. (b/c) Plots of ID vs VBG obtained for a (b) pristine
and (c) parylene-C coated back-gated NWFET. Both measurements obtained under room
ambient conditions. Sweeps towards more positive VBG presented in red and back towards
more negative VBG in blue. (d-g) Plots of ID vs VBG for passivated and parylene-coated
back-gated NWFETs with (d) passivated device linear-ID scale, (e) passivated device log-ID
scale, (f) unpassivated device linear-ID scale and (g) unpassivated device log-ID scale. Data
is presented at different points in the process with pristine devices in blue, passivated and
uncoated devices in green, and passivated/unpassivated devices with parylene coating in
orange. All data obtained under vacuum at room temperature.
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tance of 30 kΩ is only slightly higher than for the Ω-gate device but the gate performance is
markedly better with a sub-threshold slope S = 140 mV/dec. This is within a factor of 3 of
the room-temperature thermal limit (60 mV/dec) and competitive with the best wrap-gate
devices, which give S ∼ 100 mV/dec.46 The gate threshold voltage VTh = −300 mV is com-
parable to the Ω-gate device, indicating no significant differences in surface charge at the
parylene interfaces between the two devices. The field-effect mobility µFE for the parylene-
insulated wrap-gate device was estimated using the cylinder-in-cylinder capacitance47 to be
µFE = (1600 ± 300) cm
2/Vs. This compares well with the SiO2-insulated back gated de-
vices using nanowires from the same growth yielding µFE = (1400 ± 200) cm
2/Vs using
the cylinder-on-plane capacitance model48 (data shown in Supplementary Figure S8). The
obtained value in this work is higher than µFE = 109 cm
2/Vs reported for Al2O3 insulated
wrap-gated InAs devices reported by Storm et al.28 This may be attributed to the high
charge-trap density in the high-κ dielectric. As a test for the integrity of the 20 nm thick
parylene insulator we finished the measurement by deliberately pushing the gate voltage to
dielectric breakdown as shown in Fig. 4(d). The gate leakage current remains below 10 pA
for VGAA < + 5.5 V and increases drastically at VGAA ∼ +6 V causing irreversible fail-
ure of the parylene insulator. The calculated breakdown field accounting for geometry is
240− 300 mV/nm, which compares well with previous measurements of the breakdown field
for Parylene-C thin-films.49
We finish by exploring the potential for using parylene to obtain InAs NWFETs with
chemically-treated InAs surfaces. The possible benefits are surface-state passivation for im-
proved gate performance51,52 and threshold voltage tuning using charged adsorbate molecules.53,58
Both are generally precluded for an ALD-deposited oxide because the surface chemistry
blocks the ALD process14–16 or the first ALD half-cycle reaction attacks the adsorbed
molecules via the interfacial ‘self-cleaning’ effect in ALD.12,13 In contrast, the physisorp-
tion of parylene films is compatible with existing surface chemistry, as shown for alkanethiol
monolayers on gold/silver by Vaeth et al.18 We begin by focussing on the classic (NH4)2Sx
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surface treatment commonly used for passivating InAs nanowire contacts,54 and previously
explored for other III-V devices.55–57 We first established that InAs surface treatment re-
mains intact after parylene deposition – this was untested for III-V surfaces; the only prior
literature is for Au/Ag18 where the surface-thiol bonding is stronger. (NH4)2Sx treatment
for III-Vs is well-known to be relatively short lived as a result.54,57 Figure 5(a) shows time-
of-flight secondary ion mass spectrometry (ToF-SIMS) data for a 1 cm2 piece of InAs treated
with (NH4)2Sx immediately prior to deposition of ∼ 10 nm of Parylene-C. Air exposure be-
tween passivation and pump-down of the deposition chamber was at most a few minutes.
The ToF-SIMS data shows a clear sulfur peak coinciding with a sharp drop in carbon signal
and sharp rise in InAs signal after a sputtering time of ∼ 500 s. This is consistent with
(NH4)2Sx treatment remaining intact after parylene deposition. An oxygen signal is also
observed at the InAs surface, suggesting some reoxidation of the InAs surface upon air ex-
posure after passivation. The oxygen-to-sulfur ratio is much higher for an equivalent sample
without parylene measured as control (see Supplementary Fig. 6). The control sample had
longer air exposure as its surface was not protected by a parylene overlayer during trans-
port for analysis. Our InAs nanowires will have wurtzite crystal structure and also present
differently indexed facets. However, because parylene physisorbs to the surface, we do not
expect radically different results for InAs nanowire over InAs wafer.
The influence of parylene deposition with and without (NH4)2Sx treatment on the elec-
trical charateristics is shown in Figs. 5(b-g). We began with a control study performed
by making a back-gated InAs NWFET, measuring it under ambient conditions (Fig. 5(b)),
coating with a parylene-C and then re-measuring it (Fig. 5(c)). The parylene layer reduces
the gate hysteresis without adversely affecting the on- or off-current. The reduced hysteresis
is likely due to the parylene deposition process first removing surface-adsorbed H2O and
then encapsulating against H2O readsorption. This result is consistent with recent work by
Ullah et al.59 where H2O was identified as the key atmospheric contributor to gate hysteresis.
We performed the (NH4)2Sx treatment study with two separate sample sets. Figure 5(d/e)
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shows ID versus VBG for back-gated InAs NWFETs where the device was made, measured
(blue trace), treated with (NH4)2Sx, measured (green trace), coated with parylene-C and
measured again (orange trace). These measurements were performed under vacuum to ex-
clude atmospheric variations as a possible cause of changes in hysteresis and limit surface
reoxidation. Figure 5(f/g) shows a corresponding control sample where (NH4)2Sx treatment
was not performed. Data obtained for another two treated and two control samples is shown
in Supplementary Figure 7 and 8 to demonstrate reproducibility.
Figure 5(c/d) shows that sulfur treatment of the channel leads to a degradation in on-
current, increased off-current, and increased hysteresis. Our data is consistent with our
earlier work on GaAs,57 where (NH4)2Sx treatment provided little real improvement. Addi-
tion of parylene over the (NH4)2Sx treatment maintains the electrical performance changes
attributed to (NH4)2Sx indicating that the achieved surface chemistry remains intact under
the parylene film. The slight increase in on-current and decrease in off-current observed after
the parylene deposition may arise from improved gate coupling due to the added dielectric
coating.64 Consistent with this interpretation, a significant improvement in on-off ratio is
observed in a control experiment where pristine nanowires are coated with parylene-C with-
out prior treatment (see Fig. 5(f/g)). The data presented in Fig. 5(d-g) thus confirms that
the (NH4)2Sx treatment on the nanowires is retained through parylene deposition, as it is
for the large-area sample in Fig. 5(a). We are not able to confirm this by other means,
e.g., ToF-SIMS, due to the tiny interfacial area of our nanowire transistors. Notably, the
measurements performed under vacuum show no significant reduction of hysteresis upon the
application of the parylene coating. This strengthens the interpretation that the observed
improved hysteresis in air is to be attributed to removal and blockage of moisture at the
nanowire surface (see Fig 5(b/c)). Under vacuum, we expect the hysteresis to be dominated
by charge trapping at the SiO2/nanowire interface. Our results with (NH4)2Sx enable us to
address the question recently raised by Holloway et al.63 regarding whether (NH4)2Sx might
be a good alternative to 1-octadecanethiol (ODT) for nanowire gate passivation. The data
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in Fig. 5(d-g) suggests this would not be the case, which is consistent with our earlier work
on III-Vs57 also. That said, we certainly do find that (NH4)2Sx treatment does improve the
source and drain contacts to InAs nanowires, in agreement with Suyatin et al.54
We also made some attempts with treatments beyond (NH4)2Sx, including ODT for pas-
sivation52 and 1H,1H,2H,2H-Perfluorodecanethiol (PFDT) for threshold voltage shifting,58
albeit with little success (see Supplementary Information). With ODT in particular, litera-
ture suggests that careful elimination of water and oxygen is vital,52 and that little benefit
is obtained if this is not the case.63 Further attempts towards devices featuring thiolated
self-assembled monolayers under a parylene insulator would entail an oxygen-free passiva-
tion capacity well beyond that presently available to us. However, the design of our parylene
deposition system would enable this given the necessary atmospheric control infrastructure.
Our deposition chamber is small and able to be isolated from the deposition system for
removal. Using a glovebox system with a sufficiently large airlock, one could transfer the
deposition chamber inside, purge, perform ODT passivation using carefully dehydrated and
deoxygenated reagents following the protocol developed by Sun et al.,52 load the sample
directly into the deposition chamber inside the glovebox, seal the deposition chamber, re-
move it from the glovebox and reattach it to the parylene system. One could then pump
the adjacent process line spaces, open the valves to evacuate the deposition chamber, and
deposit parylene directly onto the passivated surface. Implemented carefully, this could be
a 100% H2O- and O2-free process to obtain chemically-passivated, parylene-insulated gate
interfaces for Ω-gate and gate-all-around nanowire transistors.
In summary, we demonstrated the use of parylene as a polymer gate insulator in nanowire
field-effect transistors and potentially other nanoscale electronic devices. Parylene can be
deposited from the gas-phase at room temperature meaning it is readily substituted for
oxide insulators deposited by atomic layer deposition. This could be particularly useful in
cases where ALD is unviable, either due to the elevated temperatures or an incompatibility
with the chemical bonding process involved in ALD, e.g., to retain surface chemistry. We
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presented a method for reliable and controlled deposition of parylene films with thicknesses
< 100 nm onto III-V nanowires both standing vertically on a growth substrate or after
transfer to sit horizontally on a device substrate.31 Conformally-coated nanowires can be
obtained in the former case. We demonstrated these can be used to produce functional Ω-gate
and gate-all-around structures with sub-threshold swings as low as 140 mV/dec and on/off
ratios exceeding 103 at room temperature. The gate-all-around structure was produced
using a novel fabrication strategy designed to overcome some of the limitations of lateral
wrap-gate nanowire transistors28,43 without sacrificing the strong concentric gating. Finally,
we explored the deposition of parylene over (NH4)2Sx-treated nanowire surfaces as a route
to nanowire transistors with chemically-passivated semiconductor-insulator interfaces. We
used ToF-SIMS to show that (NH4)2Sx treatment of InAs survives parylene deposition. We
find that (NH4)2Sx treatment of nanowire transistors leads to a reduced on/off ratio with
increased hysteresis. Depositing parylene over the surface chemistry largely maintains the
changed electrical characteristics arising from (NH4)2Sx treatment. However, the on/off ratio
can be improved by a parylene coating regardless. Our results highlight the potential for
parylene as an alternative insulator in nanowire transistors, but also in nanoscale devices
more broadly. Parylene’s solvent resistance makes it amenable to standard lithographic
techniques to obtained patterned etching via oxygen plasma. The ability to combine ultra-
thin patterned parylene films into nanoscale electronic devices also offers new applications
opportunities in nanobioelectronics. Our demonstration here that parylene, a material with
wide-ranging industrial applications already, can be deposited in high-quality ultra-thin films
that are then patterned and used for electronic functionality of nanoscale devices not only
adds new applications scope to this material but adds a major new material option to the
nanoscale device toolbox.
Methods
Nanowire growth. The InAs wurtzite nanowires were grown by metal organic vapor phase
epitaxy (MOVPE) using Au aerosols with a nominal diameter of 30 nm as seed particles.
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The method is similar to that presented elsewhere.50 An Aixtron 3×2” close coupled shower-
head system (CCS) was operated at a total carrier gas flow 8 slm and total reactor pressure
100 mbar. Growth commenced with a 10 min anneal in AsH3/H2 ambient at 550
◦C with AsH3
molar fraction χAsH3 = 2.5 × 10
−3 before setting the temperature to 470◦C for nanowire
growth. A short InAs stem was grown at (CH3)3In molar fraction of χTMIn = 1.8 × 10
−6
for 180 s with χAsH3 = 1.2 × 10
−4 before the wurtzite InAs nanowire was grown with
χAsH3 = 2.3×10
−5 for 60 minutes. Growth was terminated by cutting the (CH3)3In supply
and cooling under AsH3/H2 ambient to 300
◦C.
Parylene deposition. 100 ± 5 mg of SCS Coatings DPX-N dimer and Curtiss Wright C
dimer were used to deposit the parylene N and C films. Prior to deposition the CVD system
was evacuated to 5 × 10−4 mbar. Valves A and C (as depicted in Fig. 1) remained closed
while Valves B, D, and E were kept open. The furnace was heated to ∼ 700◦C for parylene
N and ∼ 680◦C for parylene C. We waited approximately two hours for all temperatures
to stabilize before heating the tubing between the sublimation chamber and furnace to ∼
100◦C and the portion between the furnace and deposition chamber to 45◦C. This suppresses
recrystallization of sublimated dimer prior to reaching the furnace and premature deposition
of parylene prior to reaching the deposition chamber. The dimer was heated to 115◦C to
initiate the deposition. Valve A was opened and Valve B closed to direct the monomer flow
at the sample as indicated by the green arrows in Figure 1. The deposition rate ∼ 0.5 A˚/s at
∼ 1×10−2 mbar was monitored with a Inficon Q-pod quartz crystal micro-balance. Valve B
was opened and A closed to force the gas flow along the path indicated by the orange arrows
in Figure 1 when the desired film thickness was reached. The system was subsequently left
to cool overnight under vacuum before extracting the sample.
Parylene patterning via plasma etching. The parylene films were patterned in a Denton
Vacuum PE-250 oxygen plasma etcher at 50 W RF power at a pressure of 340 mTorr. The
typical etch rate was ∼ 3 nm/min for parylene C and ∼ 5 nm/min for parylene N, which is
comparable to photoresist under similar conditions.
18
Device substrates. The devices were fabricated on highly doped Si substrates with a
∼ 140 nm thick thermally grown SiO2 layer and 10 nm of ALD deposited HfO2. The HfO2
exists for HF-etch protection and is an artefact from other projects.28 Alignment and bond
pads were defined prior to nanowire deposition by electron-beam and UV photolithography.
Top-gated device (Figure 2). Nanowires were dry transferred to the device substrate
using clean-room tissue and located using darkfield optical microscopy. Source and drain
contacts were exposed by EBL (∼ 300 nm 950k PMMA A5 resist, 20 kV beam energy,
20 µm aperture). The contact regions were passivated with (NH4)2Sx solution
54 prior to
metallization by thermal evaporation (6/134 nm, Ni/Au, lift off in 60◦C acetone for 20 min).
A 70 nm parylene N layer was deposited as described above. The bond pads were exposed
in ∼ 1.3 µm thick Shipley S1813 photo resist to remove the underlying parylene layer in
an 18 min oxygen plasma etch (50 W, 340 mTorr). The photoresist was then removed in
a 10 min acetone bath. In a second EBL step, the top-gate was created (∼ 300 nm 950k
PMMA A5 resist, 20 kV beam energy, 20 µm aperture, deposit 6/134 nm Ni/Au, lift off in
60◦C acetone for 20 min).
Ω-gated device (Figure 3). The nanowires were conformally coated with 20 − 25 nm of
parylene C whilst standing on the growth substrate. The nanowire substrate was rotated
at ∼ 10 rpm and tilted at a 30◦ angle to the process line axis of the parylene deposition
system. The coated nanowires were then dry transferred to a device substrate. To selectively
remove the parylene, the device was coated with ∼ 300 nm of 950k PMMA A5 EBL resist,
the source and drain regions were exposed by EBL, and then the sample was oxygen plasma
etched (50 W, 340 mTorr) for 8 min. The resist was removed in a 20 min acetone bath, prior
to spinning a fresh layer of EBL resist to expose the source, drain and gate electrodes. The
sample was treated in (NH4)2Sx solution
54 prior to metal deposition (6/134 nm, Ni/Au, lift
off in 60◦C acetone for 20 min).
Gate-all-around device (Figure 4). Arrays of 400 nm wide bottom gates were defined
by EBL and thermally evaporated (5 nm Ti, 30 nm Au) prior to nanowire deposition. The
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sample was then coated with ∼ 300 nm thick EBL resist and arrays of 200 nm wide trenches45
oriented perpendicular to the bottom gates were exposed. The nanowires were transferred
from the parylene-coated growth substrate onto the patterned resist using clean-room tissue.
The sample surface was wet with a drop of 2-propanol before brushing the nanowires into
the trenches using clean-room tissue. The EBL resist was removed and an upper gate-strip
parallel to one of the bottom gate-strips underneath the nanowire was created in a third EBL
step (6 nm Ni, 134 nm Au). The parylene coating of the nanowire was selectively removed
in the contact area using oxygen plasma etching (RF power 50 W, 340 mTorr, 8 min) after
the contacts were exposed by EBL. The resist is removed and a fresh resist layer is spun
before creating the contacts to the nanowire in a final EBL step because the plasma etching
the attacks the EBL resist as well as the parylene. The sample was treated in (NH4)2Sx
solution54 prior to metal deposition (6/134 nm, Ni/Au, lift off in 60◦C acetone for 20 min).
Electrical measurements. All measurements were conducted at room temperature and
under vacuum unless stated otherwise. A Keithley 2401 SourceMeter was used to apply a
dc-voltage VSD between 10 and 50 mV to the nanowire source. The resulting current ID was
measured using a Keithley 6517A Electrometer at the nanowire drain. The gate voltage VBG,
VTG, VΩ or VGAA was applied using a Keithley 2400 SourceMeter, which enabled continuous
monitoring of the gate leakage current IG.
ToF-SIMS measurements. The ToF-SIMS measurements were performed using an ION-
TOF TOF-SIMS5. A 300× 300 µm2 area of the sample was sputtered with 250 eV, 13.4 nA
Cs+ ions. A 100× 100 µm2 region was investigated with a primary beam of 15 keV, 0.4 pA
Bi+3 ions in negative polarity.
Supporting Information. Additional fabrication details, scanning electron microscopy
images, atomic force microscopy images, capacitance measurements, electrical and ToF-SIMS
data, as well as a discussion of attempts to apply ODT passivation. This material is available
free of charge via the Internet at http://pubs.acs.org.
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